

REMARKS

At the time the present Office Action was mailed, claims 1-16 and 32-36 were pending in this application. Claims 10-16 have been cancelled from the application in this response, without prejudice to pursuing these claims in a divisional, continuation, continuation-in-part or other application. Claims 1 and 32 have been amended in this response. Accordingly, claims 1-9 and 32-36 are now pending in this application.

In the Final Office Action mailed February 27, 2004, claims 1-16 and 32-36 were rejected. More specifically, the status of the application in light of this Office Action is as follows:

- A. Claims 1-16 and 32-36 were rejected under 35 U.S.C. § 112, second paragraph;
- B. Claims 1, 2, 4-7 and 9 were rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 5,723,900 to Kojima et al. ("Kojima");
- C. Claims 10 and 15 were rejected under 35 U.S.C. § 102(b) as being anticipated by Japanese Patent No. 361114563 to Nishimura ("Nishimura");
- D. Claims 3, 7, 8, 10-14 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kojima in combination with U.S. Patent No. 6,544,814 to Yasunaga et al. ("Yasunaga");
- E. Claims 32-36 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kojima and Yasunaga in combination with U.S. Patent No. 6,297,543 to Hong et al. ("Hong");
- F. Claim 13 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Nishimura in combination with Japanese Patent No. 406177268 to Yoneda ("Yoneda");
- G. Claims 1-3, 5-9 and 32-34 were rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,483,098 to Joiner ("Joiner") in combination with Yoneda; and
- H. Claim 4 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Joiner, Yoneda, and Kojima.

A. Response to the Section 112 Rejections

Claims 1-16 and 32-36 were rejected under 35 U.S.C. § 112, second paragraph. In particular, the Examiner alleges that the use of the word "approximately" renders the claims indefinite. The undersigned attorney respectfully disagrees with the Examiner's assertion that the claims are unclear. Acceptability of the claim language depends on whether one of ordinary skill in the art would understand what is claimed, in light of the specification. (MPEP 2173.05(b).) The use of "approximately" in the present application is analogous to the use of "substantially" in *Andrew Corp. v. Gabriel Electronics*, 847 F.2d 819 (Fed. Cir. 1988). In *Andrew*, "[t]he court held that the limitation 'which produces substantially equal E and H plane illumination patterns' was definite because one of ordinary skill in the art would know what was meant by 'substantially equal.'" (MPEP 2173.05(b).) Claim 1, for example, recites, "a thickness of the microelectronic substrate remaining at least approximately the same before and after the portion of the surface is exposed." Because the Federal Circuit held that a similar claim feature was definite and because one skilled in the art would understand what is claimed, the Section 112 rejection of these claims should be withdrawn.

The Examiner further noted that the claim feature "the thickness" lacks antecedent basis. Claims 1 and 32 have been amended to clarify the antecedent basis of this feature of the claims without narrowing the scope of these claims. Accordingly, the Section 112 rejection of claims 1-9 and 32-36 should be withdrawn.

Claims 10-16 have been cancelled in this response and therefore the rejection of these claims is now moot.

B. Response to the Section 102(b) Rejection of Claims 1, 2, 4-7 and 9

Claims 1, 2, 4-7 and 9 were rejected under 35 U.S.C. § 102(b) as being anticipated by Kojima.

1. Claim 1 is Directed to a Method of Packaging a Substrate Including Exposing a Portion of a Surface of the Substrate with the Thickness of the Substrate Remaining Approximately the Same

Claim 1 is directed to a method for packaging a microelectronic substrate including disposing an encapsulating material in direct contact with a surface of the microelectronic substrate. The method further includes exposing a portion of the surface of the microelectronic substrate by removing a portion of the encapsulating material in direct contact with the surface of the microelectronic substrate. The thickness of the microelectronic substrate remains at least approximately the same before and after the portion of the surface is exposed. The microelectronic substrate is in an operable condition after the portion of the encapsulating material is removed. An advantage of the method in accordance with claim 1 is that removing a portion of the encapsulating material allows heat to be more effectively and efficiently removed from the microelectronic substrate.

2. Kojima Discloses a Method for Forming a Thin Semiconductor Device Including Grinding the Mold Resin and Semiconductor Chip to Planarize the Rear Surface of the Device

Kojima discloses a method for forming a thin, molded semiconductor device in which the thickness of the device is defined by the thickness of the lead frame. First, a semiconductor chip 13 is coupled to an inner lead 16 of a lead frame 12 such that the chip 13 projects above the lead frame 12 (Kojima, Figure 4G). Next, the semiconductor chip 13 and the inner lead 16 are encapsulated with a resin 14 (Kojima, Figure 4H). "In this state, the semiconductor chip 13 and the mold resin 14 project out from the surface of the outer lead 15A." (Kojima, col. 4, ll. 59-61.) "After molding with the resin 14, a rear surface 13a of the semiconductor chip 13 is ground so as to be flush with the upper surface of the outer lead 15." (Kojima, col. 3, ll. 59-61; Figure 4I.) Accordingly, the semiconductor chip 13 is thinned to create a planar surface across the outer lead 15 and the rear surface 13a of the chip 13.

3. Kojima Fails to Disclose a Method of Packaging a Substrate Including Exposing a Portion of a Surface of the Substrate With the Thickness of the Substrate Remaining at Least Approximately the Same

Kojima fails to disclose a method of packaging a microelectronic substrate including, *inter alia*, "exposing at least a portion of the surface of the microelectronic substrate . . . with a thickness of the microelectronic substrate remaining at least approximately the same before and after the portion of the surface is exposed," as recited by claim 1. For example, assuming for the sake of argument that the semiconductor chip 13, rear surface 13a, and resin 14 of Kojima correspond, at least in part, to the microelectronic substrate, surface, and encapsulating material, respectively, recited in claim 1, Kojima fails to disclose "a thickness of the microelectronic substrate remaining at least approximately the same before and after the portion of the surface is exposed." To the contrary, Kojima discloses thinning the semiconductor chip to produce a planar surface across his device.

In the Office Action dated February 27, 2004, the Examiner asserted that with regard to Kojima's device, "the thickness of the microelectronic substrate [is] very similar and therefore at least approximately [sic] to the thickness of the substrate before and after a portion of encapsulant is exposed." The undersigned attorney respectfully disagrees. As illustrated in Figures 4H and 4I of Kojima, the grinding process removes a significant portion of the chip 13 and resin 14 and, consequently, reduces the thickness of the device by approximately 20 percent. Therefore, the pre-grinding thickness and the post-grinding thickness of Kojima's device are not "very similar" nor "at least approximately" the same. As described in detail below, the grinding process is necessary to achieve Kojima's purpose – to provide a semiconductor device with the thickness of the device defined by the thickness of the lead frame. Consequently, Kojima fails to disclose each and every element of claim 1, and in fact expressly teaches away from the elements of claim 1, as described in detail below. Therefore, the Section 102(b) rejection of claim 1 should be withdrawn.

Claims 2, 4-7 and 9 depend from claim 1. Accordingly, the Section 102(b) rejection of these claims should be withdrawn for the reasons discussed above with reference to claim 1 and for the additional features of these claims.

C. Response to the Section 102(b) Rejection of Claims 10 and 15

Claims 10 and 15 were rejected under 35 U.S.C. § 102(b) as being unpatentable over Nishimura. Claims 10 and 15 have been cancelled in this response and therefore the rejection of these claims is now moot.

D. Response to the Section 103(a) Rejection of Claims 3, 7, 8, 10-14 and 16

Claims 3, 7, 8, 10-14 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kojima in combination with Yasunaga.

1. Yasunaga Discloses a Method of Manufacturing Packaged Semiconductor Devices

Yasunaga discloses a method of packaging semiconductor chips. First, the semiconductor chips are mounted to the surface of an insulating substrate and electrodes on the chips are electrically connected to conductive patterns on the substrate. Next, the chips are encapsulated with a transfer mold resin, and electrode balls are formed on the side of the substrate opposite the chips. After forming the balls, a laser cuts through the mold resin and the substrate to dice the semiconductor devices.

2. Kojima and Yasunaga Fail to Disclose or Suggest a Method of Packaging a Substrate Including Exposing a Portion of a Surface of the Substrate with the Thickness of the Substrate Remaining at Least Approximately the Same

The combination of Kojima and Yasunaga fails to disclose or suggest a method of packaging a microelectronic substrate including, *inter alia*, "exposing at least a portion of the surface of the microelectronic substrate . . . with a thickness of the microelectronic substrate remaining at least approximately the same before and after the portion of the surface is exposed," as recited by claims 3, 7 and 8. Yasunaga fails to cure the above-noted deficiencies of Kojima to support a rejection under Section 103(a). For example, Yasunaga fails to disclose exposing a portion of a surface of his

semiconductor chips with the thickness of the devices remaining at least approximately the same before and after the portion of the surface is exposed. Yasunaga merely discloses dicing encapsulated semiconductor devices with a laser. Therefore, the combination of Kojima and Yasunaga fails to disclose all the elements of claims 3, 7 and 8.

Moreover, one of ordinary skill in the art would not be motivated to modify Kojima's method so that his semiconductor chip has the same thickness before and after the rear surface is exposed because such a modification would thwart the purpose of Kojima's invention. Kojima states "[a]ccording to the present invention, there is provided a resin mold type semiconductor device in which a thickness of the semiconductor device is defined by a thickness of the lead frame." (Kojima, col. 2, ll. 12-15.) Kojima further explains that "since the thickness of the resin mold semiconductor device is defined by the thickness of the lead frame, the resin mold type semiconductor device can be made thin with flat front and rear surfaces." (Kojima, col. 2, ll. 31-35). Accordingly, the purpose of Kojima's invention is to form a semiconductor device in which the thickness of the device is defined by the thickness of the lead frame. Because "the semiconductor chip 13 and the mold resin 14 project out from the surface of the outer lead 15A," (Kojima, col. 4, ll. 59-61) if Kojima's method were modified to expose the rear surface of the semiconductor chip without thinning the chip, the semiconductor chip would project above the outer lead and thus thwart the purpose of Kojima's invention. Consequently, one of ordinary skill in the art would not be motivated to modify Kojima's method to include the features of claims 3, 7 or 8. Therefore, the Section 103(a) rejection of claims 3, 7 and 8 should be withdrawn because (a) the combination of Kojima and Yasunaga fails to disclose all of the elements of these claims, and (b) one of ordinary skill in the art would not be motivated to modify Kojima's method to arrive at the claimed features.

Claims 10-14 and 16 have been cancelled in this response and therefore the rejection of these claims is now moot.

E. Response to the Section 103(a) Rejection of Claims 32-36

Claims 32-36 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kojima and Yasunaga in combination with Hong. Independent claim 32 includes, *inter alia*, features generally similar to those described above with reference to claim 1. Accordingly, claim 32 is patentable over Kojima and Yasunaga for the reasons discussed above with reference to claims 1, 3, 7 and 8 and for the additional features of claim 32. Furthermore, Hong fails to cure the above-noted deficiencies of Kojima and Yasunaga as references supporting a *prima facie* case of obviousness under Section 103(a). For example, Hong discloses a semiconductor chip and a plurality of leads mounted to the chip and electrically connected to the chip with corresponding metal wires. The semiconductor chip is partially encapsulated with a molding compound and has a heat sink attached to one surface. Accordingly, Hong provides no motivation to modify Kojima's method to "remove at least a portion of the encapsulating material . . . with an overall thickness of the at least partially encapsulated microelectronic substrate and support member remaining at least approximately the same before and after the encapsulating material is removed," as recited in claim 32. Therefore, the Section 103(a) rejection of claim 32 should be withdrawn.

Claims 33-36 depend from claim 32. Accordingly, the Section 103(a) rejection of these claims should be withdrawn for the reasons discussed above with reference to claim 32 and for the additional features of these claims.

F. Response to the Section 103(a) Rejection of Claim 13

Claim 13 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Nishimura and Yoneda. Claim 13 has been cancelled in this response and therefore the rejection of this claim is now moot.

G. Response to the Section 103(a) Rejection of Claims 1-3, 5-9 and 32-34

Claims 1-3, 5-9 and 32-34 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Joiner and Yoneda.

1. Joiner Discloses a Partially Encapsulated Semiconductor Die Having an Opening

Joiner discloses a semiconductor die 12 with an active surface 13 and an inactive surface 14. The active surface 13 and a portion of the inactive surface 14 are encapsulated. "As shown in FIG. 2, encapsulant 22 does not completely encapsulate inactive surface 14 of semiconductor die 12, but rather encompasses an opening 23 in the package body to expose a portion of the inactive surface 14, wherein opening 23 can be formed by adding a boss or a pedestal to the mold tool. This structure has several advantages. . . . [T]he die opening acts as a pressure venting path for moisture to exit the package during the vapor phase or solder reflow operation. Because the internal vapor pressure is able to be released through the opening in the package body, the plastic semiconductor package of the present invention tends not to crack or popcorn." (Joiner, col. 3, l. 52 - col. 4, l. 9.)

2. Yoneda Discloses a Semiconductor Device Having an Encapsulated Die and a Heat Sink with an Exposed Surface

Yoneda discloses a method of encapsulating a semiconductor device. First, a semiconductor chip 11 is attached to a first surface of a heat sink 12. Next, the chip 11 and the heat sink 12 are placed into a mold and encapsulated. After encapsulation, a laser removes a portion of the encapsulant from a second surface of the heat sink 12 which is opposite the first surface. As such, the semiconductor chip 11 is encapsulated, and the heat sink 12 has an exposed surface.

3. Joiner and Yoneda Fail to Disclose or Suggest a Method of Packaging a Substrate Including Disposing an Encapsulating Material in Direct Contact with the Substrate and Exposing a Portion of a Surface of the Substrate by Removing a Portion of the Encapsulating Material

Joiner and Yoneda fail to disclose a method of packaging a microelectronic substrate including, *inter alia*, "disposing an encapsulating material in direct contact with a surface of the microelectronic substrate; and exposing at least a portion of the surface of the microelectronic substrate by removing a portion of the encapsulating material in direct contact with the surface of the microelectronic substrate," as recited in claim 1.

For example, although Joiner discloses disposing an encapsulant in direct contact with a surface of the semiconductor die 12, Joiner does not disclose removing a portion of the encapsulant in direct contact with the semiconductor die 12. To the contrary, Joiner discloses adding a boss or pedestal to the mold tool to form the opening 23 in the encapsulant 22 during the molding process. Yoneda also discloses disposing an encapsulating material in direct contact with a surface of a semiconductor chip 11, but does not disclose removing a portion of the encapsulating material in direct contact with the semiconductor chip 11. Rather, Yoneda discloses removing a portion of the encapsulant from a surface of the heat sink 12. Accordingly, the combination of Joiner and Yoneda fails to disclose each and every feature of claim 1.

Moreover, one of ordinary skill in the art would not be motivated to modify Joiner or Yoneda to include the features of claim 1. For example, there is no motivation for, as the Examiner suggests, "removing a portion of the encapsulating material in direct contact with the surface of the microelectronic substrate of Joiner . . . in order to provide a[n] . . . exposed surface structure to attach [the] heat sink." (Final Office Action, p. 9, II. 13-17.) If the Examiner is suggesting removal of a portion of the encapsulant 22 adjacent to the active surface 13 of the die 12 in Joiner's device, one of ordinary skill in the art would not be motivated to remove the encapsulant protecting the active side of the die, thereby exposing the active side and internal components of the die to potential contamination and damage. If the Examiner is suggesting removal of a portion of the encapsulant proximate to the inactive surface 14 of the die 12, the Examiner must also be suggesting placing encapsulant in the opening 23 and then removing that encapsulant from the opening 23, because Joiner does not disclose placing encapsulant in the opening 23. Joiner, however, specifically teaches away from placing encapsulant 22 in the opening 23 because the "opening acts as a pressure venting path for moisture to exit the package during the vapor phase or solder reflow operation. Because the internal vapor pressure is able to be released through the opening in the package body, the plastic semiconductor package of the present invention tends not to crack or popcorn." (Joiner, col. 4, II. 4-9.) Accordingly, one of ordinary skill in the art would not be motivated to modify Joiner's device to place encapsulant in the opening.

Consequently, the Section 103(a) rejection of claim 1 should be withdrawn because (a) the applied references fail to disclose each and every element of claim 1, and (b) there is no motivation or suggestion to modify the references to include the elements of claim 1.

Claims 2, 3 and 5-9 depend from claim 1. Accordingly, the Section 103(a) rejection of these claims should be withdrawn for the reasons discussed above with reference to claim 1 and for the additional features of these claims.

Independent claim 32 includes, *inter alia*, features generally similar to those described above with reference to claim 1. Accordingly, the Section 103(a) rejection of claim 32 should be withdrawn for the reasons discussed above with reference to claim 1 and for the additional features of claim 32.

Claims 33 and 34 depend from claim 32. Accordingly, the Section 103(a) rejection of claims 33 and 34 should be withdrawn for the reasons discussed above with reference to claim 32 and for the additional features of these claims.

H. Response to the Section 103(a) Rejection of Claim 4

Claim 4 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Joiner, Yoneda, and Kojima. Claim 4 depends from claim 1 and, accordingly, is patentable over Joiner and Yoneda for the reasons discussed above with reference to claim 1 and for the additional features of claim 4. Furthermore, Kojima fails to cure the above-noted deficiencies of Joiner and Yoneda as references supporting a *prima facie* case of obviousness under Section 103(a). For example, Kojima does not provide motivation to place encapsulant in the opening of Joiner's device. Therefore, the Section 103(a) rejection of claim 4 should be withdrawn.

I. Conclusion

In light of the foregoing amendments and remarks, all of the pending claims are in condition for allowance. Applicant, therefore, requests reconsideration of the application and an allowance of all pending claims. If the Examiner wishes to discuss

RESPONSE UNDER 37 C.F.R. § 1.116

EXPEDITED PROCEDURE – Art Unit 2827

Attorney Docket No. 108298530US

Disclosure No. 00-0142.00/US

the above-noted distinctions between the claims and the cited references or any other distinctions, the Examiner is encouraged to contact David Dutcher by telephone. Additionally, if the Examiner notices any informalities in the claims, he is also encouraged to contact David Dutcher to expediently correct any such informalities.

Respectfully submitted,

Perkins Coie LLP



David T. Dutcher

Registration No. 51,638

Date: April 21, 2004

Correspondence Address:

Customer No. 25096

Perkins Coie LLP

P.O. Box 1247

Seattle, Washington 98111-1247

(206) 583-8888